| Related citation: | Dharamvir Kumar,Manoranjan Pradhan.Area-Optimized BCD-4221 VSLI Adder Architecture for High-Performance Computing[J].Journal of Harbin Institute Of Technology(New Series),2024,31(3):31-38.DOI:10.11916/j.issn.1005-9113.2023071. |
|
| |
|
|
| This paper has been: browsed 3045times downloaded 3791times |
码上扫一扫！ |
|
|
| Area-Optimized BCD-4221 VSLI Adder Architecture for High-Performance Computing |
|
|
| Abstract: |
| Decimal arithmetic circuits are promising to provide a solution for accurate decimal arithmetic operations which are not possible with binary arithmetic circuits. They can be used in banking, commercial and financial transactions, scientific measurements, etc. This article presents the Very Large Scale Integration(VLSI) design of Binary Coded Decimal(BCD)-4221 area-optimized adder architecture using unconventional BCD-4221 representation. Unconventional BCD number representations such as BCD4221 also possess the additional advantage of more effectively representing the 10's complement representation which can be used to accelerate the decimal arithmetic operations. The design uses a binary Carry Lookahead Adder (CLA) along with some other logic blocks which are required to perform internal calculations with BCD-4221 numbers. The design is verified by using Xilinx Vivado 2016.1. Synthesis results have been obtained by Cadence Genus16.1 synthesis tool using 90 nm technology. The performance parameters such as area, power, delay, and area-delay Product (ADP) are compared with earlier reported circuits. Our proposed circuit shows significant area and ADP improvement over existing designs. |
| Key words: VLSI design unconventional BCD representation BCD adder circuit computer arithmetic digital circuit |
| DOI：10.11916/j.issn.1005-9113.2023071 |
| Clc Number:TN47 |
| Fund: |
|
